A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs


Presentation Slides (32C3 Version)

Presentation Slides (FOSDEM 2016 Version)

Links

Formal Verification Example Files

Videos